



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/500,237	06/25/2004	Mitsuyasu Tamura	SON-2839	7485
23353 7590 09/11/2007 RADER FISHMAN & GRAUER PLLC LION BUILDING 1233 20TH STREET N.W., SUITE 501 WASHINGTON, DC 20036			EXAMINER BECK, ALEXANDER S	
			ART UNIT 2629	PAPER NUMBER
			MAIL DATE 09/11/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/500,237

Applicant(s)

TAMURA ET AL.

Examiner

Alexander S. Beck

Art Unit

2629

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 15 June 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3-13 and 15-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3-13 and 15-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 04 May 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

Response to Amendment

1. Acknowledgment is made of the amendment filed by the applicant on June 15, 2007, in response to the non-final Office action mailed on January 24, 2007, and in which: claims 1, 3-13 and 15-22 are amended; and claims 2 and 14 are amended. Claims 1, 3-13 and 15-22 are currently pending in U.S. Patent Application No. 10/500,237 and an Office action on the merits follows.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1, 3-7, 13, 15 and 16 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 6,765,551 to Nakano et al. (hereinafter "Nakano").

As to claims 1 and 13, Nakano discloses a color balance adjustment method of an image display device (80) comprising: a circuit (10) for generating drive signals from an input image signal; a plurality of pixels including a light emitting element for emitting light of a predetermined color of red, green or blue by being applied with said drive signal supplied for each color from said circuit; an adjustment information retrieve means (40, 50) for obtaining

Art Unit: 2629

information relating to light emission adjustment of said light emitting element; a level adjustment circuit (70) provided in said circuit for changing a level of an RGB signal before divided to said drive signals for respective RGB colors based on said information obtained by said adjustment information retrieve means; a step of generating said drive signals by dividing for the respective colors time-series pixel data composing said RGB signal and supplying to said pixels corresponding thereto; and wherein said level adjustment circuit changes a level of a direct current voltage supplied to said circuit, proportionally to the change in luminance of said light emitting element. (Nakano at Figures 1 and 8.) It is noted that although a liquid crystal display device is illustrated in the above example, Nakano discloses wherein a wide range of matrix-type image display devices may be used, such as an electroluminescent (EL) display device. (Nakano at col. 8, ll. 31-35.)

As to claim 3, Nakano discloses a D/A converter (50) for performing digital-analog conversion on said RGB signal; wherein said adjustment information retrieve means (40, 50) retrieves said information relating to changes over time for each of RGB colors (e.g. changing digital values); and said level adjustment circuit (70) changes a reference voltage to be supplied to said D/A converter based on said information of respective RGB colors obtained by said adjustment information retrieve means. (Nakano at Figure 8.)

As to claims 4 and 15, Nakano discloses a plurality of data lines for connecting by each color said plurality of pixels repeatedly arranged by a predetermined color arrangement; and a data holding circuit (60) for holding the respective RGB colors time-series pixel data composing said RGB signal and outputting the pixel data held for the respective colors as said drive signals in parallel with corresponding plurality of said data lines; wherein said level adjustment circuit

Art Unit: 2629

(70) adjusts a level of said drive signal of at least one color by changing a level of said direct current voltage for necessary times based on said information obtained from said adjustment information retrieve means (40, 50) at a timing that pixel data of a different color is input to said data holding circuit. (Nakano at Figure 8.)

As to claim 5, Nakano discloses wherein a control signal input to said level adjustment circuit (e.g. 70 and digital/analog conversion switches) for changing a level of said direct current voltage is in common with a sample hold signal for controlling said data holding circuit (60) (e.g. inherently suggested for the purposes of avoiding an overflow/underflow of data at the output circuit 60). (Nakano at Figure 8.)

As to claim 6, Nakano discloses wherein a control signal input to said level adjustment circuit (e.g. 70 and digital/analog conversion switches) for changing said direct current voltage is a signal in synchronization with a sample hold signal for controlling said data holding circuit (60) (e.g. inherently suggested for the purposes of avoiding an overflow/underflow of data at the output circuit 60). (Nakano at Figure 8.)

As to claims 7 and 16, Nakano discloses wherein said adjustment information retrieve means and said level adjustment circuit comprises a detection means for detecting a value changing along with luminance of pixels from pixels of each color (e.g. 6-bit data signal); and a memory means for storing correspondence of said changing value and a level adjustment amount of said RGB signal (e.g. inherently suggested for selecting a predetermined reference voltage level in accordance with the gray scale level of a 6-bit data signal for each color of RGB). (Nakano at Figure 8.)

Art Unit: 2629

4. Claims 1, 3, 7, 13 and 16 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 6,563,479 to Weindorf et al. (hereinafter "Weindorf").

As to claims 1 and 13, Weindorf discloses a color balance adjustment method of an image display device (100) comprising: a circuit (310) for generating drive signals from an input image signal; a plurality of pixels including a light emitting element for emitting light of a predetermined color of red, green or blue by being applied with said drive signal supplied for each color from said circuit; an adjustment information retrieve means (108) for obtaining information relating to light emission adjustment of said light emitting element; a level adjustment circuit (312) provided in said circuit for changing a level of an RGB signal before divided to said drive signals for respective RGB colors based on said information obtained by said adjustment information retrieve means; a step of generating said drive signals by dividing for the respective colors time-series pixel data composing said RGB signal and supplying to said pixels corresponding thereto; and wherein said level adjustment circuit changes a level of a direct current voltage supplied to said circuit, proportionally to the change in luminance of said light emitting element. (Weindorf at Figures 1 and 3.)

As to claim 3, Weindorf discloses a D/A converter (314) for performing digital-analog conversion on said RGB signal; wherein said adjustment information retrieve means (108) retrieves said information relating to changes over time for each of RGB colors (e.g. brightness); and said level adjustment circuit (312) changes a reference voltage to be supplied to said D/A converter based on said information of respective RGB colors obtained by said adjustment information retrieve means. (Weindorf at Figures 1 and 3.)

Art Unit: 2629

As to claims 7 and 16, Weindorf discloses wherein said adjustment information retrieve means and said level adjustment circuit comprises a detection means for detecting a value changing along with luminance of pixels from pixels of each color (e.g. brightness); and a memory means for storing correspondence of said changing value and a level adjustment amount of said RGB signal (e.g. element 312 selects a predetermined reference voltage level in accordance with a brightness control signal received). (Weindorf at Figures 1 and 3.)

5. Claims 1, 3, 7-9, 13 and 16-18 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent Publication No. 2003/0160743 by Yasuda (hereinafter "Yasuda").

As to claims 1 and 13, Yasuda discloses a color balance adjustment method of an image display device (130) comprising: a circuit (101, 102, 103, 140) for generating drive signals from an input image signal; a plurality of pixels including a light emitting element for emitting light of a predetermined color of red, green or blue by being applied with said drive signal supplied for each color from said circuit; an adjustment information retrieve means (141, 142, 143) for obtaining information relating to light emission adjustment of said light emitting element; a level adjustment circuit (140) provided in said circuit for changing a level of an RGB signal before divided to said drive signals for respective RGB colors based on said information obtained by said adjustment information retrieve means; a step of generating said drive signals by dividing for the respective colors time-series pixel data composing said RGB signal and supplying to said pixels corresponding thereto; and wherein said level adjustment circuit changes a level of a direct current voltage supplied to said circuit, proportionally to the change in luminance of said light emitting element. (Yasuda at Figures 4 and 5.)

As to claim 3, Yasuda discloses a D/A converter (110) for performing digital-analog conversion on said RGB signal; wherein said adjustment information retrieve means (141, 142, 143) retrieves said information relating to changes over time for each of RGB colors; and said level adjustment circuit (140) changes a reference voltage to be supplied to said D/A converter based on said information of respective RGB colors obtained by said adjustment information retrieve means. (Yasuda at Figures 4 and 5.)

As to claims 7 and 16, Yasuda discloses wherein said adjustment information retrieve means and said level adjustment circuit comprises a detection means for detecting a value changing along with luminance of pixels from pixels of each color; and a memory means for storing correspondence of said changing value and a level adjustment amount of said RGB signal (e.g. element 140 selects a predetermined reference voltage level in accordance with a control signal received). (Yasuda at Figures 4 and 5.)

As to claims 8 and 17, Yasuda discloses wherein said adjustment information retrieve means (141, 142, 143) and said level adjustment circuit (140) comprises: clocking means (141) for counting an accumulated light emission time of the pixels; and a memory means (142) for storing correspondence of said accumulated light emission time and a level adjustment value of said RGB signal. (Yasuda at Figures 4 and 5.)

As to claims 9 and 18, Yasuda discloses wherein said light emitting element is an organic electroluminescence light emitting element. (Yasuda at Figure 4.)

Claim Rejections - 35 USC § 103

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

6. Claims 9 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakano.

As to claims 9 and 18, note the discussion of Nakano above with respect to claims 1 and 13. Nakano discloses wherein said light emitting element is an electroluminescence light emitting element (EL). (Nakano at col. 8, ll. 31-35.) Nakano does not disclose expressly wherein the light emitting element is an organic EL. However, the examiner takes Official Notice that the use of organic ELs as light emitting elements in a matrix-type image display device is old and well known in the art. Because ELs or organic ELs can be used in a matrix-type image display device, it would have been obvious to one skilled in the art to substitute one type of light emitting element for the other to achieve the predictable result of selectively displaying display data by controlling the brightness of the light emitting elements.

7. Claims 8 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakano in view of U.S. Patent No. 6,774,578 to Tanada (hereinafter "Tanada").

As to claims 8 and 17, Nakano does not disclose expressly wherein said adjustment information retrieve means and said level adjustment circuit comprises a clocking means for

Art Unit: 2629

counting an accumulated light emission time of the pixels; and a memory means for storing correspondence of said accumulated light emission time and a level adjustment value of said RGB signal.

Tanada discloses an image display device in Figure 18 comprising: an adjustment information retrieve means and a level adjustment circuit, wherein said adjustment information retrieve means and said level adjustment circuit comprises a clocking means for counting an accumulated light emission time of the pixels; and a memory means for storing correspondence of said accumulated light emission time and a level adjustment value of a video signal. (Tanada at col. 4, ln. 54 – col. 5, ln. 4.)

At the time the invention was made, it would have been obvious to person of ordinary skill in the art to modify the teachings of Nakano such that the adjustment information retrieve means and said level adjustment circuit comprise a clocking means for counting an accumulated light emission time of the pixels and a memory means for storing correspondence of said accumulated light emission time and a level adjustment value of a video signal, as taught/suggested by Tanada, wherein the video signal is an RGB video signal, as previously discussed by Nakano. The suggestion/motivation for doing so would have been to correct degradation of an image display device. (Tanada at col. 4, ln. 54 – col. 5, ln. 4.)

8. Claims 10-12 and 19-22 rejected under 35 U.S.C. 103(a) as being unpatentable over Nakano in view of U.S. Patent No. 6,982,686 to Miyachi et al. (hereinafter “Miyachi”).

As to claims 10 and 19, Nakano discloses an image display device (80), comprising: a circuit (10) for generating drive signals from an input image signal; and a plurality of pixels including a light emitting element for emitting light of a predetermined color of red, green or

Art Unit: 2629

blue by being applied with said drive signal supplied for each color from said circuit; and wherein said circuit comprises a level adjustment circuit (70) for changing a level of an RGB signal before divided to said drive signals for the respective RGB colors. (Nakano at Figure 1 and 8.) It is noted that although a liquid crystal display device is illustrated in the above example, Nakano discloses wherein a wide range of matrix-type image display devices may be used, such as an electroluminescent (EL) display device. (Nakano at col. 8, ll. 31-35.)

Nakano does not disclose expressly wherein said circuit comprises a motion detection circuit for detecting motions by said image signal; wherein said level adjustment circuit changes a level of an RGB signal based on a result of the motion detection obtained from said motion detection circuit; and wherein said circuit comprises a duty ratio adjustment circuit for changing the duty ratio of a light emission time of said pixels based on the motion detection result.

Miyachi discloses a liquid crystal display comprising: a motion detection circuit for detecting motions of an image signal; a level adjustment circuit for changing a luminance level of EL elements based on a result of the motion detection obtained from the motion detection circuit; and a duty ratio adjustment circuit for changing the duty ratio of the light emission time of the EL elements based on the motion detection result. (Miyachi at Figure 37-41.) (Miyachi at col. 43, ln. 67 – col. 44, ln. 9; col. 45, ll. 50-53.)

All of the component parts are known in Nakano and Miyachi. The only difference is the combination of the “old elements” into a single device by incorporating them into a single image display device. Thus, it would have been obvious to one having ordinary skill to include the motion detection means and duty ratio adjustment means taught by Miyachi into the EL display device taught by Nakano, since the operation of the motion detection means and duty ratio

Art Unit: 2629

adjustment means are in no way dependent on the operation of the other elements of the liquid crystal display device, and motion detection means with duty ratio adjustment means could be used in combination with an EL display device to achieve the predictable results of improved display quality.

As to claims 11 and 20, Nakano as modified by Miyachi discloses wherein said level adjustment circuit (70) changes a level of a direct current voltage supplied from a circuit block in said circuit and proportional to luminance of said light emitting element. (Nakano at Figure 1.)

As to claims 12 and 22, Nakano as modified by Miyachi discloses wherein said light emitting element is an electroluminescence light emitting element (EL). (Nakano at col. 8, ll. 31-35.) Nakano does not disclose expressly wherein the light emitting element is an organic EL. However, the examiner takes Official Notice that the use of organic ELs as light emitting elements in a matrix-type image display device is old and well known in the art. Because ELs or organic ELs can be used in a matrix-type image display device, it would have been obvious to one skilled in the art to substitute one type of light emitting element for the other to achieve the predictable result of selectively displaying display data by controlling the brightness of the light emitting elements.

As to claim 21, Nakano as modified by Miyachi discloses a holding step for holding for the respective RGB colors time-series pixel data composing said RGB signal when generating said driving signals; wherein, in the step of changing a level of said RGB signal, by changing the level of said direct current voltage for necessary times based on information obtained from said adjustment information retrieve means at a timing where pixel data of a different color is input to

Art Unit: 2629

said holding step, a level of said drive signal of at least one color is adjusted. (Nakano at Figure 1.)

9. Claims 9 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weindorf.

As to claims 9 and 18, note the discussion of Weindorf above with respect to claims 1 and 13. Weindorf discloses wherein said light emitting element is light emitting diode (LED). (Weindorf at col. 4, ll. 33-50.) Weindorf does not disclose expressly wherein the light emitting element is an organic EL. However, the examiner takes Official Notice that the use of organic ELs as light emitting elements in a matrix-type image display device is old and well known in the art. Because LEDs or organic ELs can be used in a matrix-type image display device, it would have been obvious to one skilled in the art to substitute one type of light emitting element for the other to achieve the predictable result of selectively displaying display data by controlling the brightness of the light emitting elements.

10. Claims 8 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weindorf in view of Tanada.

As to claims 8 and 17, Weindorf does not disclose expressly wherein said adjustment information retrieve means and said level adjustment circuit comprises a clocking means for counting an accumulated light emission time of the pixels; and a memory means for storing correspondence of said accumulated light emission time and a level adjustment value of said RGB signal.

Tanada discloses an image display device in Figure 18 comprising: an adjustment information retrieve means and a level adjustment circuit, wherein said adjustment information

Art Unit: 2629

retrieve means and said level adjustment circuit comprises a clocking means for counting an accumulated light emission time of the pixels; and a memory means for storing correspondence of said accumulated light emission time and a level adjustment value of a video signal. (Tanada at col. 4, ln. 54 – col. 5, ln. 4.)

At the time the invention was made, it would have been obvious to person of ordinary skill in the art to modify the teachings of Weindorf such that the adjustment information retrieve means and said level adjustment circuit comprise a clocking means for counting an accumulated light emission time of the pixels and a memory means for storing correspondence of said accumulated light emission time and a level adjustment value of a video signal, as taught/suggested by Tanada, wherein the video signal is an RGB video signal, as previously discussed by Weindorf. The suggestion/motivation for doing so would have been to correct degradation of an image display device. (Tanada at col. 4, ln. 54 – col. 5, ln. 4.)

Response to Arguments

11. Applicant's arguments with respect to claims 1, 3-13 and 15-22 have been considered but are moot in view of the new grounds of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander S. Beck whose telephone number is (571) 272-7765. The examiner can normally be reached on M-F, 8AM-5PM.

Art Unit: 2629

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sumati Lefkowitz can be reached on (571) 272-3638. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

asb

September 2, 2007



SUMATI LEFKOWITZ
SUPERVISORY PATENT EXAMINER